Table of Contents
Figure 7.16 shows the timing when the DMAC is activated by the falling edge of DREQ in normal
mode.
T
2
φ
DREQ
Address
bus
RD
HWR
LWR
,
Figure 7.16 Timing of DMAC Activation by Falling Edge of DREQ in Normal Mode
CPU cycle
T
T
T
T
T
1
2
1
2
Minimum 4 states
DMAC cycle
T
T
T
T
d
1
2
1
2
Next sampling point
CPU
cycle
DMAC cycle
T
T
T
T
T
1
2
d
1
2
227
Table of Contents
