Bits Timing Interface - Cisco ASR 5000 Installation Manual
Hide thumbs
Also See for ASR 5000:
- Administration manual (466 pages) ,
- Installation manual (37 pages) ,
- Installation procedure (8 pages)
Table of Contents
Technical Specifications
BITS Timing Interface
Important
BITS E1 BNC Interface
The BNC version of the SPIO employs a 75-ohm coaxial BNC connector that accepts an analog E1 BITS
signal from which the SPIO derives a 2048 kHz clock. The following figure shows the BITS BNC timing
interface.
Figure 67: SPIO E1 BITS BNC Pinout
BITS T1 3-Pin Interface
The 3-pin version of the SPIO employs a wire-wrap connector that accepts a T1 (DS1) BITS data signal (all
ones) from which the SPIO derives a 1544 kHz clock. The following figure shows the BITS 3-wire timing
interface wire-wrap pin-out.
Figure 68: SPIO T1 BITS Wire-Wrap Pinout
Fast Ethernet Line Card (FLC2) Interfaces
Each of the eight RJ-45 interfaces available on the FLC2 supports auto-sensing 10Base-Tx or 100Base-Tx
Ethernet interfaces.
10/100 Mbps RJ-45 Interface
The RJ-45 interfaces on the Fast Ethernet line card support the following cable types and transfer rates.
External Building Interface Timing Supply (BITS) timing is an alternative to using clock signals derived
from an ATM port on an OLC/OLC2, or an ANSI SONET STS-3/SDH STM-1 port on a CLC/CLC2 to
synchronize line card timing. (Line-derived clocking requires that the SPIO be equipped with the optional
Stratum 3 clock module.)
Fast Ethernet Line Card (FLC2) Interfaces
ASR 5000 Installation Guide
241
Table of Contents
