Table 7-9: Edo Dram Read-Write Timing; Vancouver Design Center - Epson S1D13504 Technical Manual

Color graphics lcd/crt controller
Hide thumbs Also See for S1D13504:
Table of Contents
Epson Research and Development

Vancouver Design Center

Symbol
t1
Memory clock period
Random read or write cycle time (REG[22h] bits [6:5] = 00)
t2
Random read or write cycle time (REG[22h] bits [6:5] = 01)
Random read or write cycle time (REG[22h] bits [6:5] = 10)
Row address setup time (REG[22h] bits [3:2] = 00)
t3
Row address setup time (REG[22h] bits [3:2] = 01)
Row address setup time (REG[22h] bits [3:2] = 10)
Row address hold time (REG[22h] bits [3:2] = 00 or 10)
t4
Row address hold time (REG[22h] bits [3:2] = 01)
t5
Column address setup time
t6
Column address hold time
RAS# precharge time (REG[22h] bits [3:2] = 00)
t7
RAS# precharge time (REG[22h] bits [3:2] = 01)
RAS# precharge time (REG[22h] bits [3:2] = 10)
RAS# to CAS# delay time
(REG[22h] bit 4 = 0 and bits [3:2] = 00 or 10)
t8
RAS# to CAS# delay time
(REG[22h] bit 4 = 1 and bits [3:2] = 00 or 10)
RAS# to CAS# delay time (REG[22h] bits [3:2] = 01)
t9
Read Data turn-off delay from WE#
Write Data delay from WE# (REG[22h] bit 7 = 0)
t10
Write Data delay from WE# (REG[22h] bit 7 = 1)
Hardware Functional Specification
Issue Date: 01/11/06

Table 7-9: EDO DRAM Read-Write Timing

Parameter
Min
Typ
Max
25
5 t1
4 t1
3 t1
2.45 t1
2 t1
1.45 t1
0.45 t1 - 1
t1 - 1
0.45 t1 - 1
0.45 t1 - 1
2 t1 - 1
1.45 t1 - 1
1 t1 - 1
2 t1 - 2
2 t1
1 t1 - 2
1 t1
1.45 t1 - 2
1.55 t1
0
1.45 t1
0.45 t1
Page 51
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
S1D13504
X19A-A-002-19
Table of Contents
loading

Table of Contents