Asus Aaeon NanoCOM-APL User Manual
  1. Manuals
  2. Brands
  3. Asus Manuals
  4. Control Unit
  5. Aaeon NanoCOM-APL
  6. User manual

Asus Aaeon NanoCOM-APL User Manual

Com express module
Hide thumbs
Table of Contents

Quick Links

NanoCOM-APL
COM Express Module
User's Manual 1
st
Ed
Last Updated: February 26, 2018
Table of Contents
loading

Related Manuals for Asus Aaeon NanoCOM-APL

Summary of Contents for Asus Aaeon NanoCOM-APL

  • Page 1 NanoCOM-APL COM Express Module User’s Manual 1 Last Updated: February 26, 2018...
  • Page 2 Copyright Notice This document is copyrighted, 20188. All rights are reserved. The original manufacturer reserves the right to make improvements to the products described in this manual at any time without notice. No part of this manual may be reproduced, copied, translated, or transmitted in any form or by any means without the prior written permission of the original manufacturer.
  • Page 3 Acknowledgement All other products’ name or trademarks are properties of their respective owners. Microsoft Windows is a registered trademark of Microsoft Corp.  Intel, Pentium, Celeron, and Xeon are registered trademarks of Intel Corporation  Core, Atom are trademarks of Intel Corporation ...
  • Page 4 Packing List Before setting up your product, please make sure the following items have been shipped: Item Quantity NanoCOM-APL  Product DVD with User’s Manual (in pdf) and drivers  If any of these items are missing or damaged, please contact your distributor or sales representative immediately.
  • Page 5 About this Document This User’s Manual contains all the essential information, such as detailed descriptions and explanations on the product’s hardware and software features (if any), its specifications, dimensions, jumper/connector settings/definitions, and driver installation instructions (if any), to facilitate users in setting up their product. Users may refer to the AAEON.com for the latest version of this document.
  • Page 6 Safety Precautions Please read the following safety instructions carefully. It is advised that you keep this manual for future references All cautions and warnings on the device should be noted. Make sure the power source matches the power rating of the device. Position the power cord so that people cannot step on it.
  • Page 7 If any of the following situations arises, please the contact our service personnel: Damaged power cord or plug Liquid intrusion to the device iii. Exposure to moisture Device is not working as expected or in a manner as described in this manual The device is dropped or damaged Any obvious signs of damage displayed on the device...
  • Page 8 FCC Statement This device complies with Part 15 FCC Rules. Operation is subject to the following two conditions: (1) this device may not cause harmful interference, and (2) this device must accept any interference received including interference that may cause undesired operation.
  • Page 9 China RoHS Requirements (CN) 产品中有毒有害物质或元素名称及含量 AAEON Main Board/ Daughter Board/ Backplane 有毒有害物质或元素 部件名称 铅 汞 镉 六价铬 多溴联苯 多溴二苯醚 (Pb) (Hg) (Cd) (Cr(VI)) (PBB) (PBDE) 印刷电路板 × ○ ○ ○ ○ ○ 及其电子组件 外部信号 × ○ ○ ○ ○ ○ 连接器及线材...
  • Page 10 China RoHS Requirement (EN) Poisonous or Hazardous Substances or Elements in Products AAEON Main Board/ Daughter Board/ Backplane Poisonous or Hazardous Substances or Elements Hexavalent Polybrominated Polybrominated Component Lead Mercury Cadmium Chromium Biphenyls Diphenyl Ethers (Pb) (Hg) (Cd) (Cr(VI)) (PBB) (PBDE) PCB &...

  • Page 11: Table Of Contents

    Table of Contents Chapter 1 - Product Specifications..................1 Specifications ......................2 Chapter 2 – Hardware Information ..................4 Dimensions, Jumpers and Connectors ............... 5 List of Switches and Connectors................7 2.2.1 MIPI CSI CONNECTOR (CN32) ..............8 2.2.2 ROW A/B Connector (CN3) ............9 Chapter 3 - AMI BIOS Setup ....................
  • Page 12 3.5.1 Chipset: North Bridge ................36 3.5.1.1 North Bridge: LVDS Panel Configuration ...... 37 3.5.2 Chipset: South Bridge ..............40 3.5.2.1 South Bridge: PCI Express Configuration .......41 Setup submenu: Security ..................42 Setup submenu: Boot ................... 43 Setup submenu: Save & Exit ................45 Chapter 4 –...

  • Page 13: Chapter 1 - Product Specifications

    Chapter 1 Chapter 1 - Product Specifications...

  • Page 14: Specifications

    Specifications System Form Factor COM Express Mini size, Type 10  Onboard Intel® Atom™/Celeron®/Pentium®  CPU Frequency E39xx series, N4xxx series  Chipset Intel® Atom™/Celeron® Processor SoC  Memory Type Onboard LPDDR4  Max. Memory Capacity 8GB LPDDR4 Onboard  BIOS AMI BIOS, Legacy free ...
  • Page 15 Certification CE/FCC Class A  Display Display Controller Intel® HD Graphic Gen. 9  Video Output LVDS LCD/eDP, DDI x 1  LVDS Interface Supports 18bit and 24bit Single channel  Intel® I210IT Ethernet  Audio High Definition Audio Interface ...

  • Page 16: Chapter 2 - Hardware Information

    Chapter 2 Chapter 2 – Hardware Information...

  • Page 17: Dimensions, Jumpers And Connectors

    Dimensions, Jumpers and Connectors Component Side Chapter 2 – Hardware Information...
  • Page 18 Solder Side With heat spreader Chapter 2 – Hardware Information...

  • Page 19: List Of Switches And Connectors

    List of Switches and Connectors Please refer to the table below for all of the board’s jumpers that you can configure for your application Label Function CN32 MIPI CSI CONNECTOR ROW A/B Chapter 2 – Hardware Information...

  • Page 20: Mipi Csi Connector (Cn32)

    2.2.1 MIPI CSI CONNECTOR (CN32) Function MCSI_DN_1 MCSI_DP_1 MCSI_CLKN_0 MCSI_CLKP_0 MCSI_DN_0 MCSI_DP_0 1.2V_VCC 1.8V_VCC OSC_CLK_OUT_3 I2C_SCL0 I2C_SDA0 GP_CAMERASB11 GP_CAMERASB10 2.8V_VCC Chapter 2 – Hardware Information...

  • Page 21: Row A/B Connector (Cn3)

    2.2.2 ROW A/B Connector (CN3) Row A Row B GND (FIXED) GND (FIXED) GBE0_MDI3- GBE0_ACT# GBE0_MDI3+ LPC_FRAME# GBE0_LINK100# LPC_AD0 GBE0_LINK1000# LPC_AD1 GBE0_MDI2- LPC_AD2 GBE0_MDI2+ LPC_AD3 GBE0_LINK# GBE0_MDI1- GBE0_MDI1+ LPC_CLK GND (FIXED) GND (FIXED) GBE0_MDI0- PWRBTN# GBE0_MDI0+ SMB_CK SMB_DAT SUS_S3# SMB_ALERT# SATA0_TX+ SATA1_TX+ SATA0_TX-...
  • Page 22 Row A Row B USB3_RX1_N USB3_TX1_N USB3_RX1_P USB3_TX1_P BATLOW# ATA_ACT# AC_SYNC AC_SDIN1 AC_RST# AC_SDIN0 GND (FIXED) GND (FIXED) AC_BITCLK SPKR AC_SDOUT I2C_CK BIOS_DIS0# I2C_DAT THRMTRIP# THRM# USB6- USB7- USB6+ USB7+ USB_6_7_OC# USB_4_5_OC# USB4- USB5- USB4+ USB5+ GND (FIXED) GND (FIXED) USB2- USB3- USB2+...
  • Page 23 Row A Row B GND (FIXED) GND (FIXED) GPI0 GPO1 GPO2 PCIE_TX3+ PCIE_RX3+ PCIE_TX3- PCIE_RX3- GND (FIXED) GND (FIXED) PCIE_TX2+ PCIE_RX2+ PCIE_TX2- PCIE_RX2- GPI1 GPO3 PCIE_TX1+ PCIE_RX1+ PCIE_TX1- PCIE_RX1- WAKE0# GPI2 WAKE1# PCIE_TX0+ PCIE_RX0+ PCIE_TX0- PCIE_RX0- GND (FIXED) GND (FIXED) LVDS_A0+( EDP_TX2_P) DDI0_PAIR0+ LVDS_A0-( EDP_TX2_N)
  • Page 24 Row A Row B LVDS_VDD_EN(EDP_VDDEN_3_3) LVDS_A3+ LVDS_A3- LVDS_BKLD_EN(EDP_BKLTEN_3_3) GND (FIXED) GND (FIXED) LVDS_A_CK+( EDP_TX3_P) DDI0_PAIR3+ LVDS_A_CK-( EDP_TX3_N) DDI0_PAIR3- LVDS_I2C_CK(EDP_AUXP) LVDS_BKLT_CTRL LVDS_I2C_DAT(EDP_AUXN) VCC_5V_SBY GPI3 VCC_5V_SBY EC_KBRST#(option) VCC_5V_SBY DDI0_HPD_3.3S(option) VCC_5V_SBY PCIE0_CK_REF+ BISO_DIS1# PCIE0_CK_REF- DDI0_HPD GND (FIXED) GND (FIXED) SPI_POWER SPI_MISO GPO0 SPI_CLK SPI_MOSI DDI0_DDC_AUX_SEL TYPE10#...
  • Page 25 Row A Row B A103 LID# B103 SLEEP# A104 VCC_12V B104 VCC_12V A105 VCC_12V B105 VCC_12V A106 VCC_12V B106 VCC_12V A107 VCC_12V B107 VCC_12V A108 VCC_12V B108 VCC_12V A109 VCC_12V B109 VCC_12V A110 GND (FIXED) B110 GND (FIXED) Chapter 2 – Hardware Information...

  • Page 26: Chapter 3 - Ami Bios Setup

    Chapter 3 Chapter 3 - AMI BIOS Setup...

  • Page 27: System Test And Initialization

    System Test and Initialization The board uses certain routines to perform testing and initialization. If an error, fatal or non-fatal, is encountered, a few short beeps or an error message will be outputted. The board can usually continue the boot up sequence with non-fatal errors. The system configuration verification routines check the current system configuration against the values stored in the CMOS memory.

  • Page 28: Ami Bios Setup

    AMI BIOS Setup The AMI BIOS ROM has a pre-installed Setup program that allows users to modify basic system configurations, which is stored in the battery-backed CMOS RAM and BIOS NVRAM so that the information is retained when the power is turned off. To enter BIOS Setup, press ...

  • Page 29: Setup Submenu: Main

    Setup submenu: Main Chapter 3 – AMI BIOS Setup...

  • Page 30: Setup Submenu: Advanced

    Setup submenu: Advanced Chapter 3 – AMI BIOS Setup...

  • Page 31: Advanced: Cpu Configuration

    3.4.1 Advanced: CPU Configuration Options summary: C-states Disabled Optimal Default, Failsafe Default Enabled Enable / Disable C states. EIST Disabled Enabled Optimal Default, Failsafe Default Enable / Disable Intel speedstep. Turbo Mode Disabled Enabled Optimal Default, Failsafe Default Turbo Mode. Intel Virtualization Disabled Technology...
  • Page 32 When enabled, a VMM can utilize the additional hardware capabilities provided by Vanderpool Technology. VT-d Disabled Optimal Default, Failsafe Default Enabled Enable / Disable CPU VT-d. Thermal Monitor Disabled Enabled Optimal Default, Failsafe Default Enable / Disable Thermal Monitor. Chapter 3 – AMI BIOS Setup...

  • Page 33: Advanced: Sata Configuration

    3.4.2 Advanced: SATA Configuration Options summary: Chipset SATA Enabled Optimal Default, Failsafe Default Disabled Enable or Disable the Chipset SATA Controller. The Chipset SATA Controller support the 2 black internal SATA ports ( up to 3Gb/s supported per port ). Port 0 Disabled Enabled...

  • Page 34: Advanced: Camera Configuration

    3.4.3 Advanced: Camera Configuration Options summary: IPU Enable / Disable Optimal Default, Failsafe Default Disable Enable Enable/Disable IPU Device, Please enable IPU first if you want enable camera. Chapter 3 – AMI BIOS Setup...

  • Page 35: Advanced: On-Module Hardware Monitor

    3.4.4 Advanced: On-Module Hardware Monitor Chapter 3 – AMI BIOS Setup...

  • Page 36: Fan 1 Mode Configuration: Full Mode

    3.4.4.1 Fan 1 Mode Configuration: Full Mode Options summary: CPU Smart Fan Full Mode Optimal Default, Failsafe Default control Manual Mode by PWM Auto Mode by PWM PWM signal Non-inverting Optimal Default, Failsafe Default Inverting Select output PWM of inverting or non-inverting signal Chapter 3 –...

  • Page 37: Fan Mode Configuration: Manual Mode By Pwm

    3.4.4.2 Fan Mode Configuration: Manual Mode by PWM Options summary: Manual Setting Optimal Default, Failsafe Default Set Fan at fixed Duty-Cycle Min=0 Max=100 Please input Dec number: PWM signal Non-inverting Optimal Default, Failsafe Default Inverting Select output PWM of inverting or non-inverting signal Chapter 3 –...

  • Page 38: Fan Mode Configuration: Auto Mode By Pwm

    3.4.4.3 Fan Mode Configuration: Auto Mode by PWM Options summary: PWM signal Non-inverting Optimal Default, Failsafe Default Inverting Select output PWM of inverting or non-inverting signal Monitor Thermal Thermal Source 1(T1) Optimal Default, Failsafe Default Thermal Source 2(T2) Select monitor thermal source Temperature of Optimal Default, Failsafe Default Start...
  • Page 39 Start PWM Optimal Default, Failsafe Default Start PWM Slope (PWM) 0 (PWM) 1 (PWM) Optimal Default, Failsafe Default 2 (PWM) 4 (PWM) 8 (PWM) 16 (PWM) 32 (PWM) 64 (PWM) Slope (PWM) Chapter 3 – AMI BIOS Setup...

  • Page 40: Advanced: On-Module Features

    3.4.5 Advanced: On-Module FEATURES Options summary: Battery Management Disable Optimal Default, Failsafe Default One battery Enable to support battery in ACPI OS by I2C_CK, I2C_DAT( B33, B34 ) Chapter 3 – AMI BIOS Setup...

  • Page 41: Advanced: Sio Configuration

    3.4.6 Advanced: SIO Configuration Chapter 3 – AMI BIOS Setup...

  • Page 42: Sio Configuration: Serial Port 1 Configuration

    3.4.6.1 SIO Configuration: Serial Port 1 Configuration Options summary: Use This Device Disabled Enabled Optimal Default, Failsafe Default Enable/Disable this Logical Device Possible: Use Automatic Settings Optimal Default, Failsafe Default IO=3F8; IRQ=4; DMA; IO=2C8; IRQ=11; DMA; Allow user to change Device’s Resource settings. New settings will be reflected on This Setup Page after System restarts.

  • Page 43: Sio Configuration: Serial Port 2 Configuration

    3.4.6.2 SIO Configuration: Serial Port 2 Configuration Options summary: Use This Device Disabled Enabled Optimal Default, Failsafe Default Enable/Disable this Logical Device Possible: Use Automatic Settings Optimal Default, Failsafe Default IO=2F8; IRQ=3; DMA; IO=2D8; IRQ=10; DMA; Allow user to change Device’s Resource settings. New settings will be reflected on This Setup Page after System restarts.

  • Page 44: Advanced: Power Management

    3.4.7 Advanced: Power Management Options summary: Power Mode ATX Type Optimal Default, Failsafe Default AT Type Select power supply mode. Restore AC Power Last State Loss Always On Optimal Default, Failsafe Default Always Off Select power state when power is re-applied after a power failure. RTC wake system Disabled Optimal Default, Failsafe Default...

  • Page 45: Advanced: Digital Io Port Configuration

    3.4.8 Advanced: Digital IO Port Configuration Options summary: GPI* Output Input Set DIO as Input or Output Interrupt Disable Optimal Default, Failsafe Default Enable Enable interrupt function with low pulse mode. This triggered pulse needs more than the 10ms. GPO* Output Input Set DIO as Input or Output...
  • Page 46 Set output level when DIO pin is output Chapter 3 – AMI BIOS Setup...

  • Page 47: Setup Submenu: Chipset

    Setup submenu: Chipset Chapter 3 – AMI BIOS Setup...

  • Page 48: Chipset: North Bridge

    3.5.1 Chipset: North Bridge Options summary: Total Memory 2048 MB ( LPDDR4 ) LVDS Panel Configure LVDS panel parameters. Configuration Chapter 3 – AMI BIOS Setup...

  • Page 49: North Bridge: Lvds Panel Configuration

    3.5.1.1 North Bridge: LVDS Panel Configuration Options summary: Panel Type 640x480@60Hz 800x480@60Hz 800x600@60Hz 1024x600@60Hz 1024x768@60Hz Optimal Default, Failsafe Default 1280x768@60Hz 1280x800@60Hz 1280x1024@60Hz 1366x768@60Hz 1440x900@60Hz 1600x1200@60Hz Chapter 3 – AMI BIOS Setup...
  • Page 50 1920x1080@60Hz 1920x1200@,60Hz Select panel type. Color Depth 18-bit Optimal Default, Failsafe Default 24-bit 36-bit 48-bit Select panel type Backlight Type Normal Optimal Default, Failsafe Default Inverted Select backlight control signal type Backlight Level Optimal Default, Failsafe Default 100% Select backlight control level Backlight PWM Freq 100Hz 200Hz...
  • Page 51 1KHz 2.2KHz 6.5KHz Select PWM frequency of backlight control signal Chapter 3 – AMI BIOS Setup...

  • Page 52: Chipset: South Bridge

    3.5.2 Chipset: South Bridge Chapter 3 – AMI BIOS Setup...

  • Page 53: South Bridge: Pci Express Configuration

    3.5.2.1 South Bridge: PCI Express Configuration Options summary: PCIE_* Port Disabled Enabled Optimal Default, Failsafe Default Control the PCI Express Root Port. AUTO : To disable unused root port automatically for the most optimum power savings. Enable : Enable PCIe root port. Disable : Disable PCIe root port.

  • Page 54: Setup Submenu: Security

    Setup submenu: Security Change User/Administrator Password You can set a User Password once an Administrator Password is set. The password will be required during boot up, or when the user enters the Setup utility. Please Note that a User Password does not provide access to many of the features in the Setup utility. Select the password you wish to set, press Enter to open a dialog box to enter your password (you can enter no more than six letters or numbers).

  • Page 55: Setup Submenu: Boot

    Setup submenu: Boot Options summary: Quiet Boot Disabled Enabled Optimal Default, Failsafe Default Enable / Disable Quiet Boot option. Monitor Disabled Enabled Optimal Default, Failsafe Default Enable / Disable Monitor Mwait. To install Linux OS, please set this item to disable. Ipv4 PXE Support Disabled Optimal Default, Failsafe Default...
  • Page 56 SD card support requires HW change. Contact your AAEON Tech support or Contact your AAEON Support for detail. SCC eMMC Support Disabled Enabled Optimal Default, Failsafe Default Enable / Disable eMMC Support. eMMC Max Speed HS400 Optimal Default, Failsafe Default HS200 DDR50 Select the eMMC max Speed allowed.

  • Page 57: Setup Submenu: Save & Exit

    Setup submenu: Save & Exit Save Change and Reset Reset the system after saving the changes. Discard Changes and Exit Exit system setup without saving any changes. Restore Defaults Restore / Load Default values for all the setup options. Chapter 3 – AMI BIOS Setup...

  • Page 58: Chapter 4 - Drivers Installation

    Chapter 4 Chapter 4 – Drivers Installation...

  • Page 59: Product Cd/Dvd

    Product CD/DVD The NanoCOM-APL comes with a product DVD that contains all the drivers and utilities you need to setup your product. Insert the DVD and follow the steps in the autorun program to install the drivers. In case the program does not start, follow the sequence below to install the drivers. Step 1 –...
  • Page 60 Step 5 – Install USB 3.0 Driver (Windows 7 only) Open the Step5 - USB3.0 folder followed by Setup.exe Follow the instructions Drivers will be installed automatically Chapter 4 – Driver Installation...

  • Page 61: Appendix A - Watchdog Timer Programming

    Appendix A Appendix A - Watchdog Timer Programming...

  • Page 62: Watchdog Timer Initial Program

    Watchdog Timer Initial Program Table 1 : Embedded BRAM relative register table Default Value Note Index 0x284(Note1) BRAM Index Register Data 0x285(Note2) BRAM Data Register Logical Device Number 0xA8(Note3) Watch dog Logical Device Number Function and Device Number 0x00(Note4) Watch dog Function/Device Number Table 2 : Watchdog relative register table Option BitNum...
  • Page 63 ************************************************************************************ // Embedded BRAM relative definition (Please reference to Table 1) #define byte EcBRAMIndex //This parameter is represented from Note1 #define byte EcBRAMData //This parameter is represented from Note2 #define byte BRAMLDNReg //This parameter is represented from Note3 #define byte BRAMFnDataReg //This parameter is represented from Note4 #define void EcBRAMWriteByte(byte Offset, byte Value);...
  • Page 64 ************************************************************************************ Main VOID // Procedure : AaeonWDTConfig // (byte)Timer : Time of WDT timer.(0x00~0xFF) // (boolean)Unit : Select time unit(0: second, 1: minute). AaeonWDTConfig(); // Procedure : AaeonWDTEnable // This procudure will enable the WDT counting. AaeonWDTEnable(); ************************************************************************************ Appendix A – Watchdog Timer Programming...
  • Page 65 ************************************************************************************ // Procedure : AaeonWDTEnable AaeonWDTEnable () VOID WDTEnableDisable( // Procedure : AaeonWDTConfig AaeonWDTConfig () VOID // Disable WDT counting WDTEnableDisable( // WDT relative parameter setting WDTParameterSetting(); WDTEnableDisable(byte Value) VOID ECBRAMWriteByte(TimerReg , Value); WDTParameterSetting() VOID Byte TempByte; // Watchdog Timer counter setting ECBRAMWriteByte(TimerReg , TimerVal);...
  • Page 66 ************************************************************************************ ECBRAMWriteByte(byte OPReg, byte OPBit, byte Value) VOID IOWriteByte(EcBRAMIndex, 0x10); IOWriteByte(EcBRAMData, BRAMLDNReg); IOWriteByte(EcBRAMIndex, 0x11); IOWriteByte(EcBRAMData, BRAMFnDataReg); IOWriteByte(EcBRAMIndex, 0x13 + OPReg); IOWriteByte(EcBRAMData, Value); IOWriteByte(EcBRAMIndex, 0x12); IOWriteByte(EcBRAMData, 0x30); //Write start ECBRAMReadByte(byte OPReg) Byte IOWriteByte(EcBRAMIndex, 0x10); IOWriteByte(EcBRAMData, BRAMLDNReg); IOWriteByte(EcBRAMIndex, 0x11); IOWriteByte(EcBRAMData, BRAMFnDataReg); IOWriteByte(EcBRAMIndex, 0x12); IOWriteByte(EcBRAMData, 0x10);...

  • Page 67: Appendix B - I/O Information

    Appendix B Appendix B - I/O Information...

  • Page 68: I/O Address Map

    I/O Address Map Appendix B – I/O Information...

  • Page 69: Memory Address Map

    Memory Address Map Appendix B – I/O Information...

  • Page 70: Irq Mapping Chart

    IRQ Mapping Chart Appendix B – I/O Information...

  • Page 71: Appendix C - Programming Digital I/O

    Appendix C Appendix C – Programming Digital I/O...

  • Page 72: Di/O Programming

    DI/O Programming NanoCOM-APL utilizes AAEON chipset as its Digital I/O controller. Below are the procedures to complete its configuration which you can develop customized program to fit your application. Appendix C –Programming Digital I/O...

  • Page 73: Digital I/O Register

    Digital I/O Register Table 1 : Embedded BRAM relative register table Default Value Note Index 0x284(Note1) BRAM Index Register Data 0x285(Note2) BRAM Data Register Logical Device Number 0xA2(Note3) Watch dog Logical Device Number IO Direction DIO Input/Output Function/Device Function and Device 0x00(Note4) Number Number...

  • Page 74: Digital I/O Sample Program

    Digital I/O Sample Program ************************************************************************************ // Embedded BRAM relative definition (Please reference to Table 1) #define byte EcBRAMIndex //This parameter is represented from Note1 #define byte EcBRAMData //This parameter is represented from Note2 #define byte BRAMLDNReg //This parameter is represented from Note3 #define byte BRAMFnData0Reg //This parameter is represented from Note4 #define byte BRAMFnData1Reg //This parameter is represented from Note5 #define void EcBRAMWriteByte(byte Offset, byte Value);...
  • Page 75 ************************************************************************************ Main VOID Boolean PinStatus ; // Procedure : AaeonReadPinStatus // Input : Example, Read Digital I/O Pin 3 status // Output : InputStatus : 0: Digital I/O Pin level is low 1: Digital I/O Pin level is High PinStatus = AaeonReadPinStatus(DIO0ToDIO7Reg, DIO3Bit); // Procedure : AaeonSetOutputLevel // Input : Example, Set Digital I/O Pin 6 level...
  • Page 76 ************************************************************************************ AaeonReadPinStatus(byte OptionReg, byte BitNum) Boolean Byte TempByte; TempByte = ECBRAMReadByte(BRAMFnData1Reg, OptionReg); If (TempByte & BitNum == 0) Return 0; Return 1; AaeonSetOutputLevel(byte OptionReg, byte BitNum, byte Value) VOID Byte TempByte; TempByte = ECBRAMReadByte(BRAMFnData1Reg, OptionReg); TempByte |= (Value << BitNum); ECBRAMWriteByte(OptionReg, BitNum, Value);...
  • Page 77 ************************************************************************************ ECBRAMWriteByte(byte OPReg, byte OPBit, byte Value) VOID IOWriteByte(EcBRAMIndex, 0x10); IOWriteByte(EcBRAMData, BRAMLDNReg); IOWriteByte(EcBRAMIndex, 0x11); IOWriteByte(EcBRAMData, BRAMFnDataReg); IOWriteByte(EcBRAMIndex, 0x13 + OPReg); IOWriteByte(EcBRAMData, Value); IOWriteByte(EcBRAMIndex, 0x12); IOWriteByte(EcBRAMData, 0x30); //Write start ECBRAMReadByte(byte FnDataReg, byte OPReg) Byte IOWriteByte(EcBRAMIndex, 0x10); IOWriteByte(EcBRAMData, BRAMLDNReg); IOWriteByte(EcBRAMIndex, 0x11); IOWriteByte(EcBRAMData, FnDataReg); IOWriteByte(EcBRAMIndex, 0x12);...

This manual is also suitable for:

Aaeon nanocom-apl seriesAaeon nanocom-apl-a11

Table of Contents