Page 1
No. 0254 L32VK06U L42VK06U SERVICE MANUAL MANUEL D'ENTRETIEN WARTUNGSHANDBUCH CAUTION: Before servicing this chassis, it is important that the service technician read the “Safety Precautions” and “Product Safety Notices” in this service manual. Data contained within this Service manual is subject to alteration for improvement.
TABLE OF CONTENTS INTRODUCTION........................6 TUNER............................7 2.1. General description of DTOS403LH122B:..............17 2.2. Features of DTOS403LH122B: ................... 17 2.3. Pinning ......................... 17 AUDIO AMPLIFIER STAGE WITH MP7721............... 18 3.1. General Description...................... 18 3.2. Features ........................18 3.3. Absolute Ratings ......................19 3.3.1.
Page 3
12.1 IF Filter for Audio Applications – Epcos K9656M ............. 46 12.1.1 Standart: ........................46 12.1.2 Features: ........................46 12.1.3 Pin configuration: ..................... 46 12.1.4 Frequency response: ....................46 12.2 IF Filter for Video Applications – Epcos K3958M............48 12.2.1 Standart: ........................
Page 4
15.6.3 Absolute Maximum Ratings..................62 15.6.4 Pinning ........................62 15.7 AZC099-04S ........................ 63 15.7.1 General Description....................63 15.7.2 Features ........................63 15.7.3 Absolute Maximum Ratings..................63 15.7.4 Pinning ........................64 15.8 TDA1308........................64 15.8.1 General Description....................64 15.8.2 Features ........................64 15.8.3 Absolute Maximum Ratings..................
Page 5
15.16.2 Features ........................ 77 15.16.3 Absolute Maximum Ratings................. 77 15.16.4 Pinning ......................... 78 15.17 MP2112 ........................78 15.17.1 General Description....................78 15.17.2 Features ........................ 78 15.17.3 Absolute Maximum Ratings................. 79 15.17.4 Pinning ......................... 79 15.18 STLITE49M ......................80 15.18.1 General Description....................80 15.18.2 Features ........................
1. INTRODUCTION 17MB38 Main Board consists of MSTAR concept. This IC is capable of handling Video processing, Audio processing, Scaling-Display processing, 3D comb filter, OSD and text processing, 8 bit dual LVDS transmitter. TV supports PAL, SECAM, NTSC colour standards and multiple transmission standards as B/G, D/K, I/I’, and L/L’...
2. SOFTWARE UPDATE DESCRIPTION 1.1. 17MB38 Analog Part Software Update With Bootloader Procedure 1.1 The File Types Used By The Bootloader All file types that used by the bootloader software are listed below: 1. The Binary File : It has “.bin” extension and it is the tv application. Its size is 1920 Kb. 2.
Page 8
Figure 1. The Sample Output Before Sending The File 2. EEProm update To Update eeprom content via uart scart,dsub9 or i2c with Mstar tool can used. Serial connection settings are listed below: Bit per second: 9600 Data bits: 8 Parity: None Stop bits: 1 Flow control: None Programming menu item is choosed in the service menu and switch “HDCP Key Update...
Page 9
Figure 2. The Programming Service Menu After then you must see Xmodem menu in the hyperterminal.To download hdcp key press k or to download eeprom content press w. Figure 3. Xmodem Menu If the repeated “C” characters are seen you can transfer file content via select Transfer- >Send File and choose “Xmodem”...
Figure 4. The Starting To Send 1.2. 17MB38 HDCP key upload procedure. 1) Turn on TV set. 2) Open a COM connection using fallowing parameters and select ISP COM Port No Baud Rate: 9600 bps Data Bits: 8 Stop Bits: 1 Parity: None Flow Control: None 3) Enter service menu by pressing “1”...
1.3. 17MB38 Digital Software Update From SCART Adjusting DTV Download Mode: 1. Power on the TV. 2. Exit the Stby Mode. 3. Enter the “Tv Menu”. 4. Enter “1461” for jumping to “Service Settings”. 5. Select “8. Programming” step. 6. Change “6. DTV Download” to “On”. 7.
Page 12
6. Click “OK”. Software Updating Procedure 1. In the HyperTerminal Menu, click the “Connect” button. 2. Exit the Stby Mode. 3. The “Space” button on the keyboard must be pressed, when the following window can be seen. Selection Window 4. Press the “2” button on the keyboard for choosing “2. Upgrade Application with Xmodem”.
Page 13
The Sample Output Before Sending The File 6. Click the “Send” button on the HyperTerminal 7. Select the “Filename xxxx_slot1.img” using “Browse”. 8. Choose the “1K Xmodem” from “Protocol” option. Selection of File File and Protocol Selection Window Note: In the Software updating Procedure section, when the first “C” character is seen, the filename selection process must be finished before 10 seconds.
Page 14
Capture of Receving Data Failing 9. When sending the file the following window must be seen. Capture of Sending Process 10. After the sending process the following HyperTerminal window must be seen.
Page 15
Capture of End of The Sending Process 11. For sending second program file, the Software Updating Procedure must be repeated from the step X. Select the “Filename xxxx_slot2.img” using “Browse”. 12. After sending the second program file, the Software Updating Procedure will be succesful.
Checking Of The New Software 1. Turn off and on the TV. 2. Enter the “Setup” submenu in the “DTV Menu”. 3. Choose the “Configuration” option. 4. For controlling new software, check the “Receiver Upgrade” option. 1.4. 17MB38 Digital Software Update From USB Software upgrade is possible via USB disk by folowing the steps below.
3. TUNER Samsung DTOS403LH122B tuner is used as the main part of the front-end. A horizontal mounted and Digital Half-Nim tuner is used which covers 3 Bands(From 48MHz to 862MHz for COFDM, from 45.25MHz to 863.25MHz for CCIR CH). The tuning is available through the digitally controlled I2C bus (PLL).
3.4. AUDIO AMPLIFIER STAGE WITH MP7721General Description 17MB38 uses a 10W Class D Stereo Single Ended Audio Amplifer for audio. The MP7721 ier. It is one of MPS’ second generation of fully is a stereo 10W Class D Audio Amplif integrated audio amplifiers which dramatically reduces solution size by integrating the following: 180m...
3.7. Pinning 4. POWER STAGE The DC voltages required at various parts of the chassis and inverters are provided by a main power supply unit. The power supply generates 24V, 12V, 5V, 3,3V and 5V, 3,3V stand by mode DC voltages. Power stage which is on-chasis generates 1,26V stand by voltage and 8V, 2.5V, 1,8V, 1,2V and 1V supplies for other different parts of the chassis.
5. MICROCONTROLLER (MSTAR) 5.1. General Descripction The MST6WB7GQ-3 is a high performance and fully integrated IC for multi- function LCD monitor/TV with resolutions up to full HD (1920x1080). It is configured with an integrated triple-ADC/PLL, an integrated DVI/HDCP/HDMI receiver, a multi- standard TV video and audio decoder, two video de-interlacers, two scaling engines, the MStarACE-3 color engine, an on-screen display controller, an 8-bit MCU and a built-in output panel interface.
Page 22
NTSC/PAL/SECAM Video Decoder Supports NTSC M, NTSC-J, NTSC-4.43, PAL (B,D,G,H,M,N,I,Nc), and SECAM Automatic TV standard detection Motion adaptive 3-D comb filter for NTSC/PAL 8 configurable CVBS & Y/C S-video inputs Supports Teletext level-1.5, WSS, VPS, Closed-caption, and V-chip Macrovision detection CVBS video output Video IF for Multi-Standard Analog TV Digital low IF architecture...
6. MPEG-2/MPEG-4 DVB Decoder – NEC EMMA3SL 6.1. General Description The MC-10085/86/87/88 devices, EMMA3SL/HD, are part of the third generation of multimedia processors based on NEC’s Enhanced MultiMedia Architecture (EMMA™). This device provides nearly all the functionality required to realise a high performance and cost- effective integrated digital TV.
Features Main Processor - High Performance MIPS32 24KEc CPU core - 32 bit RISC MIPS architecture - Supports the MIPS16, MIPS-I, MIPS-II and MIPS-III instruction sets - 16 KByte instruction cache, 16 KByte data cache - 2 way cache accessing - EJTAG debug support Unified Memory Interface - Supports 16/32 bit bus width DDR2-SDRAM...
Page 26
HDMI Transmitter - Industry-standard compliance: • HDMI 1.3 with x.v. Colour • DVI 1.0 • EIA/CEA-861D • HDCP 1.1 - Integrated HDMI TMDS core running at 165 MHz (support up to 1.65 Gbps) Peripherals support - Two asynchronous 16550 UARTs - One other UART - Clocked Serial Interface - Two ISO 7816-3 compliant Smart Card interfaces...
7 SIL9185 3:1 HDMI 1.3 Switch General Description The SiI9185A is the first generation of TMDS switch device supporting Revision 1.3 of the HDMI Specification (HDMI Consortium; June 2006). With three HDMI inputs and a single output, the SiI9185A provides a low-cost method of adding additional HDMI ports to the latest Digital TVs.
8 DVB-T/T2 DEMODULATOR – SONY CXD2820R 8.1 General Description The Sony CXD2820R is a combined DVB-T2, DVB-T and DVB-C demodulator that conforms to the ETSI EN 302-755 (second generation Terrestrial) ETSI EN 300-744 (Terrestrial) and ETSI EN 300-429 (Cable) standards. The CXD2820R is a DVB-T2 demodulator offering class-leading performance, optimised BOM requiring no external memory and low processor overhead.
8.2 Features General Features • Single, 41MHz crystal (can be shared with CXD2813R analogue demod IC) • High performance differential signal ADC • RF power level monitor ADC • Low IF and high IF (36MHz) mode input • Fast 400kHz I2C compatible bus interface •...
9 WINBOND W9425G6EH DDR SDRAM 128M General Description W9425G6EH is a CMOS Double Data Rate synchronous dynamic random access memory (DDR SDRAM), organized as 4,194,304 words u 4 banks u 16 bits. W9425G6EH delivers a data bandwidth of up to 500M words per second (-4). To fully comply with the personal computer industrial standard, W9425G6EH is sorted into the following speed grades: -4, -5, -5I, -6 and -6I.
10 ELPIDA EDE5116AJBG DDR SDRAM 10.1 General Description There are 2 Elpida EDE5116AJBG (32M x 16 bits) DDR2 SDRAM used for NEC EMMA3SL microcontroller functions and MPEG2/MPEG4 decoding functions. Data pins are connected parallel and the address selection is varied for different memory access locations.
11 Ethernet PHY - KSZ8041RNL 11.1 General Description The KSZ8041RNL is a single supply 10Base-T/100Base-TX Physical Layer Transceiver with RMII support. It uses a 25MHz crystal for its reference clock and outputs a 50MHz RMII reference clock to the MAC. The KSZ8041RNL employs a unique mixed signal design to extend cable reach while reducing power consumption.
11.2 Features • Single-chip 10Base-T/100Base-TX physical layer solution • Fully compliant to IEEE 802.3u Standard • Low power CMOS design, power consumption of <180mW • HP auto MDI/MDI-X for reliable detection and correction for straight-through and crossover cables with disable and enable option •...
12 SAW FILTER 12.1 IF Filter for Audio Applications – Epcos K9656M 12.1.1 Standart: L/L’ 12.1.2 Features: TV IF audio filter with two channels Channel 1 (L’) with one pass band for sound carriers at 40,40 MHz (L’) and 39,75 MHz (L’- NICAM) Channel 2 (B/G,D/K,L,I) with one pass band for sound carriers between 32,35 MHz and 33,40 MHz...
13 32K Smart Serial EEPROM – 24C32 13.1 General Description The Microchip Technology Inc. 24C32 is a 4K x 8 (32K bit) Serial Electrically Erasable PROM. This device has been developed for advanced, low power applications such as personal communications or data acquisition. The 24C32 features an input cache for fast write loads with a capacity of eight 8-byte pages, or 64 bytes.
8 byte page, or byte modes available 1 page x 8 line input cache (64 bytes) for fast write loads Schmitt trigger, filtered inputs for noise suppression Output slope control to eliminate ground bounce 2 ms typical write cycle time, byte or page Up to 8 chips may be connected to the same bus for up to 256K bits total memory Electrostatic discharge protection >...
14 512K CMOS Serial Flash – MX25L512 14.1 General Description The MX25L512 is a CMOS 524,288 bit serial Flash memory, which is configured as 65,536 x 8 internally. The MX25L512 feature a serial peripheral interface and software protocol allowing operation on a simple 3-wire bus. The three bus signals are a clock input (SCLK), a serial data input (SI), and a serial data output (SO).
Input Data Format 1-byte Command code Block Lock protection The BP0~BP1 status bit defines the size of the area to be software protected against Program and Erase instructions. Auto Erase and Auto Program Algorithm Automatically erases and verifies data at selected sector Automatically programs and verifies data at selected page by an internal algorithm that automatically times the program pulse widths (Any page to be programed should have page in the erased state first)
15IC DESCRIPTIONS 15.1 LM1117 15.1.1 General Description The LM1117 is a series of low dropout voltage regulators with a dropout of 1.2V at 800mA of load current. It has the same pin-out as National Semiconductor’s industry standard LM317. The LM1117 is available in an adjustable version, which can set the output voltage from 1.25V to 13.8V with only two external resistors.
15.1.5 Pinning 15.2 74HCT4053 15.2.1 General Description The 74HC4053; 74HCT4053 is a high-speed Si-gate CMOS device and is pin compatible with the HEF4053B. It is specified in compliance with JEDEC standard no. 7A. The 74HC4053; 74HCT4053 is triple 2-channel analog multiplexer/demultiplexer with a common enable input (E).
15.3 NUP4004M5 15.3.1 General Description This 5-Pin bi-directional transient suppressor array is designed for applications requiring transient overvoltage protection capability. It is intended for use in transient voltage and ESD sensitive equipment such as computers, printers, cell phones, medical equipment, and other applications.
15.3.4 Pinning 15.4 FDN336P 15.4.1 General Description The ST24LC21 is a 1K bit electrically erasable programmable memory (EEPROM), organized by 8 bits.This device can operate in two modes: Transmit Only mode and I2C bidirectional mode. When powered, the device is in Transmit Only mode with EEPROM data clocked out from the rising edge of the signal applied on VCLK.
15.4.3 Absolute Maximum Ratings 15.4.4 Pinning 15.5 TL062 - 15.5.1 General Description Low-power JFET-input operational amplifier 15.5.2 Features Very Low Power Consumption Typical Supply Current . . . 200 μA (Per Amplifier) Wide Common-Mode and Differential Voltage Ranges Low Input Bias and Offset Currents Common-Mode Input Voltage Range Includes VCC+ Output Short-Circuit Protection High Input Impedance .
15.5.3 Absolute Maximum Ratings 15.5.4 Pinning 15.6 PI5V330 15.6.1 General Description Pericom Semiconductor.s PI5V series of mixed signal video circuits are produced in the Company.s advanced CMOS low-power technology, achieving industry leading performance. PI5V330 true bidirectional Quad 2-channel multiplexer/demultiplexer that is recommended for both RGB and composite video switching applications.
make it ideal for video and other applications. Also this device has exceptionally high current capability which is far greater than most analog switches offered today. A single 5V supply is all that is required for operation. The PI5V330 offers a high-performance, low-cost solution to switch between video sources.
Page 63
15.7 AZC099-04S 15.7.1 General Description AZC099-04S is a high performance and low cost design which includes surge rated diode arrays to protect high speed data interfaces. The AZC099-04S family has been specifically designed to protect sensitive components, which are connected to data and transmission lines, from over-voltage caused by Electrostatic Discharging (ESD), Electrical Fast Transients (EFT), and Lightning.
Page 64
15.7.4 Pinning 15.8 TDA1308 15.8.1 General Description The TDA1308; TDA1308A is an integrated class-AB stereo headphone driver contained in an SO8, DIP8 or a TSSOP8 plastic package. The TDA1308AUK is available in an 8 bump wafer level chip-size package (WLCSP8). The device is fabricated in a 1 mm Complementary Metal Oxide Semiconductor (CMOS) process and has been primarily developed for portable digital audio applications.
Page 65
15.8.3 Absolute Maximum Ratings 15.8.4 Pinning 15.9 ST3222 15.9.1 General Description The ST3222 is a 3V powered EIA/TIA-232 and V.28/V.24 communications interface with low power requirements and high data-rate capabilities. ST3222 has a proprietary low dropout transmitter output stage providing true RS-232 performance from 3 to 3.6V power supplies.
Page 66
15.9.3 Absolute Maximum Ratings 15.9.4 Pinning...
Page 67
15.10 LM358D 15.10.1 General Description The LM158 series consists of two independent, high gain, internally frequency compensated operational amplifiers which were designed specifically to operate from a single power supply over a wide range of voltages. Operation from split power supplies is also possible and the low power supply current drain is independent of the magnitude of the power supply voltage.
Page 68
15.10.3 Absolute Maximum Ratings 15.10.4 Pinning...
Page 69
15.11 74LCX244 15.11.1 General Description The LCX244 contains eight non-inverting buffers with 3-STATE outputs. The device may be employed as a memory address driver, clock driver and bus-oriented transmitter/receiver. The LCX244 is designed for low voltage (2.5V or 3.3V) VCC applications with capability of interfacing to a 5V signal environment.
Page 70
15.11.4 Pinning 15.12 74LCX245 15.12.1 General Description The LCX245 contains eight non-inverting bidirectional buffers with 3-STATE outputs and is intended for bus oriented applications. The device is designed for low voltage (2.5V and 3.3V) VCC applications with capability of interfacing to a 5V signal environment. The T/R input determines the direction of data flow through the device.
Page 71
15.12.3 Absolute Maximum Ratings 15.12.4 Pinning...
Page 72
15.13 FSA3157 15.13.1 General Description The NC7SB3157 / FSA3157 is a high-performance, single- pole / double-throw (SPDT) analog switch or 2:1 multiplexer/ de-multiplexer bus switch. The device is fabricated with advanced sub-micron CMOS technology to achieve high-speed enable and disable times and low on resistance.
Page 73
15.13.4 Pinning 15.14 TSH343 15.14.1 General Description The TSH343 is a triple single-supply video buffer featuring an internal gain of 6dB and a large bandwidth of 280MHz. The main advantage of this circuit is that its input DC level shifter allows for video signals on 75 synchronization tip of the video signal, while using a single 5V power supply with no input capacitor.
Page 74
15.14.3 Absolute Maximum Ratings 15.14.4 Pinning...
Page 75
15.15 MT48LC4M16A2TG8E 15.15.1 General Description The 64Mb SDRAM is a high-speed CMOS, dynamic random-access memory containing 67,108,864 bits. It is internally configured as a quad-bank DRAM with a synchronous interface (all signals are registered on the positive edge of the clock signal, CLK). Each of the x4’s 16,777,216-bit banks is organized as 4,096 rows by 1,024 columns by 4 bits.
15.16 MP1583 15.16.1 General Description The MP1583 is a step-down regulator with a built in internal Power MOSFET. It achieves 3A continuous output current over a wide input supply range with excellent load and line regulation. Current mode operation provides fast transient response and eases loop stabilization. Fault condition protection includes cycle-by-cycle current limiting and thermal shutdown.
15.16.4 Pinning 15.17 MP2112 15.17.1 General Description The MP2112 is a 1MHz constant frequency, current mode, PWM step-down converter. The device integrates a main switch and a synchronous rectifier for high efficiency without an external Schottky diode. It is ideal for powering portable equipment that powered by a single cell Lithium-Ion (Li+) battery.
15.18 STLITE49M 15.18.1 General Description The ST7LITE49M is a member of the ST7 microcontroller family. All ST7 devices are based on a common industry-standard 8-bit core, featuring an enhanced instruction set. The ST7LITE49M features FLASH memory with byte-by-byte In-Circuit Programming (ICP) and In-Application Programming (IAP) capability.
15.19 MAX809LTR 15.19.1 General Description The MAX809 and MAX810 are cost-effective system supervisor circuits designed to monitor VCC in digital systems and provide a reset signal to the host processor when necessary. No external components are required. The reset output is driven active within ~200msec of VCC falling through the reset voltage threshold.
RESET Output Guaranteed to VCC = 1.0 V. Low Supply Current Compatible with Hot Plug Applications VCC Transient Immunity No External Components Wide Operating Temperature: -40°C to 105°C Pb-Free Packages are Available 15.19.3 Absolute Maximum Ratings 15.19.4 Pinning...
16SERVICE MENU SETTINGS In order to reach service menu, First Press “MENU” Then press the remote control code, which is “1461”. In DTV mode, first press “MENU” and select “TV SETUP”. Then, press “1461”. 16.1 Video Setup Panel Info <........> 32_LC_SAC1 Blue Background <..>...
Page 85
Carrier mute<..> Value between 0 to 28 Headphone Sound Select <..> Always Active Select Always Inactive Select Menu Always Main Menu Always PIP/PAP Window Sound Mode Detect Time <..> Value between 0 to 255 Noise Reduction Threshold <..> Value between 0 to 255 Noise Reduction Time <..>...
SCART Clipping <..> Value between 0 to 255 FAV Clipping <..> Value between 0 to 255 DTV Clipping <..> Value between 0 to 255 HDMI Clipping <..> Value between 0 to 255 YPbPr/PC Clipping <..> Value between 0 to 255 An.
Page 87
Autostore <..> If “Yes” selected, Channel is automatically stored. Unicode Enabled <..> If “Yes” selected,Unicode characters can be read in the USB Files. Options-2 Source List menu <..> If “Yes” selected, Sorce List Menu appears on the screen when press “source” button. RS232 for B2B <..>...
Auto No Txt Warning <..> If “Yes” selected, “No Txt Transmission” warning appears on the screen when pressing txt button from RC. Txt Subtitle <..> If “Yes” selected, Teletext subtitles can be seen. Optional Features Default Zoom <..> Menu 16:9 Panaromic 14:9 Zoom Menu Timeout <..>...
Page 96
F218 AUDIO INPUT VOLTAGE DIVISION AND DC B C148 U138 8V_VCC R1203 R1206 VIDEO TERMINATIONS AND DIFFERENTIAL TRACING Place close to Paulo 600R C629 MST6WB7GQ-3 R679 100k 470k AMP_MUTE Place 75R termination resistors C656 R607 100n close to Paulo reference GNDs VGA_HSNC HSYNC1 AVDD_AU_1...